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1330 V, 67 m
 cm2 4H-SiC(0001)
RESURF MOSFET
Tsunenobu Kimoto, Hiroaki Kawano, and Jun Suda
Abstract—Design and fabrication of 4H-SiC(0001) lateral MOS-
FETs with a two-zone reduced surface field structure have been
investigated. The dose dependencies of experimental breakdown
voltage show good agreement with simulation. Through the opti-
mization of implant dose, high-temperature (1700 C) annealing
after ion implantation, and reduction of channel length, a break-
down voltage of 1330 V and a low on-resistance of 67 m
 cm2
have been obtained. The figure-of-merit 2 on of the present
device reaches 26 MW/cm2, being the best performance among
lateral MOSFETs reported. The temperature dependence of static
characteristics is also presented.
Index Terms—Power device, power MOSFET, reduced surface
field (RESURF), silicon carbide (SiC).
OWING to the high critical electric field, silicon carbide(SiC) is a promising wide bandgap semiconductor for
high-voltage power device applications [1]. Recent improve-
ment in channel mobility of MOS interface has resulted in
demonstration of vertical SiC MOSFETs which significantly
outperform the Si counterparts [2]–[6]. Although lateral SiC
power MOSFETs are more suited for future power IC appli-
cations, the performance of lateral SiC MOSFETs has still
suffered from high on-resistance and relatively low breakdown
voltage, compared to vertical SiC MOSFETs [7]–[10]. In this
letter, simulation and fabrication of high-voltage SiC reduced
surface field (RESURF) MOSFETs are investigated, leading
to a record performance. The temperature dependence of static
characteristics is also discussed.
Fig. 1 illustrates the schematic structure of a RESURF
MOSFET fabricated in this letter. The structure is basically
the same as the “two-zone” RESURF MOSFET [7]. Both the
RESURF and lightly doped drain (LDD) regions were 10 m
long and 0.6 m deep. RESURF MOSFETs were fabricated on
10 m-thick p-type 8 off axis 4H-SiC(0001) epilayers doped
to 7 cm . The RESURF/LDD regions were formed
by N implantation at room temperature, while high-dose
(4 cm ) P implantation at 300 C was employed
to form source/drain. The p -contact region was formed by
Al implantation. Post-implantation annealing was performed
at 1700 C for 20 min in Ar with a carbon cap to suppress
surface roughening [11]. After RCA cleaning, 70 nm-thick gate
oxides were formed by direct oxidation in N O at 1300 C
[12], [13]. The contact metal was Ti/Al annealed at 600 C for
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Fig. 1. Schematic structure of a SiC RESURF MOSFET fabricated in this
letter.
Fig. 2. LDD-dose dependencies of experimental and simulated breakdown
voltages of 4H-SiC MOSFETs with a fixed RESURF dose of 2.410 cm .
The influence of MOS-interface charge (Q =  2  10 cm ) is also
simulated.
source/drain and Al for gate. The typical channel length and
width were 2 m and 200 m, respectively.
The RESURF and LDD doses were optimized to reduce the
electric field crowding at the drain edge and in the gate oxide
by using device simulation (ISE-DESSIS). The breakdown of
devices (avalanche in SiC) was defined when the impact-ioniza-
tion integral along an electric-force line reaches unity. The max-
imum electric field of oxide at the gate edge was also monitored.
Fig. 2 plots the LDD-dose dependencies of experimental
and simulated breakdown voltages of 4H-SiC MOSFETs with
a fixed RESURF dose of 2.4 cm . The influence of
MOS-interface charge is also simulated. The effective negative
charge cm was assumed because of
electron trapping at the oxide/n-type SiC interface. The simu-
lated breakdown voltage is sensitive to the LDD dose, showing
a maximum at a LDD dose of about 8 cm . At this
LDD dose, the fabricated MOSFET exhibited a maximum
breakdown voltage as shown in Fig. 2. In the simulation, the
avalanching point is located at the drain edge in the case of a
low LDD dose, and at the RESURF/LDD interface for a high
LDD dose. In the same manner, the RESURF-dose dependence
of breakdown voltage was investigated. When the RESURF
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Fig. 3. Output characteristics of a fabricated 4H-SiC(0001) MOSFET with a
RESURF dose of 2.410 cm and a LDD dose of 7.810 cm .
Fig. 4. Channel length dependence of on-resistance for 4H-SiC(0001)
RESURF MOSFETs with various RESURF doses.
dose is too low, electric field crowding at the drain edge takes
place, while oxide breakdown occurs when the RESURF dose
is too high. The experimental breakdown voltage showed rather
good agreement with simulated values.
Fig. 3 shows the output characteristics of a fabricated 4H-SiC
MOSFET with a RESURF dose of 2.4 cm and a LDD
dose of 7.8 cm . The device exhibited a high break-
down voltage of 1330 V, and an on-resistance of 67 m cm at
an oxide field of 3.0 MV/cm. In the calculation of specific on-re-
sistance, an active area of 6.4 cm , including drain and
source (5 m-long each), was assumed. The threshold voltage
determined from the drain current—gate voltage characteristics
in the linear region V was 2.6 V. The channel mo-
bility was estimated to be 24 cm from non-RESURF MOS-
FETs processed on the same substrate. The leakage current at
zero-gate bias was very low, 8 A/cm at 1 kV. Stable
and reversible breakdown was observed up to a relatively high
avalanching current.
RESURF MOSFETs with different channel lengths were char-
acterized to analyze the contribution of MOS-channel resistance.
In general, the on-resistance of a MOSFET at negligible
drain voltage can be expressed by the following equation:
(1)
where the is the channel length the channel width,
the channel mobility, the oxide thickness, the dielectric
constant of gate oxide, the gate voltage, the threshold
voltage, the resistance of drift region (RESURF and LDD
Fig. 5. Temperature dependence of total on-resistance and its components for
the 4H-SiC(0001) RESURF MOSFET shown in Fig. 4.
Fig. 6. On-resistance versus breakdown voltage for major lateral SiC
MOSFETs reported in literature and this work, together with major lateral Si
MOSFETs.
regions), and the resistance of n -contact regions including
contact resistance. Fig. 4 represents the channel length depen-
dence of on-resistance for 4H-SiC RESURF MOSFETs with
various RESURF doses. In Fig. 4, the LDD dose was fixed,
while the RESURF dose and channel length were varied. From
the slope of the plots, the effective channel mobility could be es-
timated to be 20–25 cm . From the intercept at the ordinate,
the sum of and was determined to be 1240, 770, and
480 for a RESURF dose of 6.0 cm , 2.4 cm ,
and 6.0 cm , respectively. These values are dominated
by the resistance of RESURF region, because the RESURF dose
is lower than the LDD dose. Since the contact resistance cannot
be neglected (about 15–18%) in the present device, further re-
duction of on-resistance may be achieved by optimizing the an-
nealing process of ohmic contacts.
The temperature dependencies of measured on-resistance
and its components are shown in Fig. 5. The MOS-channel
resistance showed significant decrease with increasing temper-
ature, because electron trapping at the interface states is less
pronounced at elevated temperature. The drift-region resistance
becomes high at low temperature because of carrier freezing,
and at high temperature due to decrease in bulk mobility. As a
result, the total on-resistance of RESURF MOSFET showed a
minimum at about room temperature.
Fig. 6 plots the on-resistance versus breakdown voltage for
major lateral SiC MOSFETs reported in literature and this
work, together with lateral Si MOSFETs. A classical limit of
Si unipolar devices without super-junction structures is also
shown by a dotted curve. The characteristics of the present
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device (1330 V, 67 m cm ) yielded a high figure-of-merit
of 26 , being the best performance among
lateral MOSFETs reported (3–10 MW/cm ) [7]–[10]. The op-
timization of LDD dose, high-temperature (1700 C) annealing
after ion implantation, and reduction of channel length were
key issues to improve the performance.
In summary, the dose optimization and fabrication of
4H-SiC(0001) lateral MOSFETs with a two-zone RESURF
structure have been investigated. The dose dependencies of
experimental breakdown voltage showed good agreement with
simulation. A breakdown voltage of 1330 V and a low on-re-
sistance of 67 m cm have been obtained. In this particular
device, the contribution of MOS-channel resistance to the total
on-resistance was approximately 40%.
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